AUTHORS: Nian Zhang, Tam Le, Sasan Haghani
Download as PDF
ABSTRACT: This paper presents the design and implementation of an adaptive filter using the state-of-the-art Xilinx Vivado software/hardware co-design concepts and tools. A desired signal corrupted by the environment can often be recovered by an adaptive noise canceller using the least mean squares (LMS) algorithm. The detailed structure of the adaptive noise cancellation system is illustrated. The adaptive parameters of the least-mean-square based adaptive filter system are obtained using the MATLAB/Simulink model. RTL design is generated by converting LMS design in Simulink to an Intellectual Property (IP) Core using HDL Coder Support. A complete system of Filter based on Zynq board target architecture is designed using Vivado Synthesis Design and VHDL target language. The IP Core is adopted in Vivado Synthesis and implementation. Finally, the debugger is run before the audio file was fed in Zedboard development board for test. Experimental results show that the proposed hardware implementation method has a high degree of noise cancellation performance
KEYWORDS: FPGA, Software/hardware implementation, Least mean square, Adaptive filters, Adaptive noise cancellation, Vivado
REFERENCES:
[1] Wagdy H. Mahmoud and Nian Zhang, Software/Hardware Implementation of an Adaptive Noise Cancellation System, 120th ASEE Annual Conference & Exposition, Atlanta, GA, June 23-26, 2013.
[2] Nian Zhang, Investigation of Fault-Tolerant Adaptive Filtering for Noisy ECG Signals, 2007 IEEE Symposium on Computational Intelligence in Image and Signal Processing (CIISP), Honolulu, HI, pp. 177-182, April 1-5, 2007.
[3] M. I. Troparevsky, C. E. D’Attellis, On the convergence of the LMS algorithm in adaptive filtering, Signal Processing Vol. 84, pp. 1985-1988, October 2004.
[4] Ahmed Elhossini, Shawki Areibi, Robert Dony, An FPGA Implementation of the LMS Adaptive Filter for Audio Processing, Proceedings of IEEE International Conference on reconfigurable Computing and FPGS’s (ReConFig 2006), pp. 1-8, 2006.
[5] A. Rosado-Muñoz, M. Bataller-Mompe, E. Soria- Olivas, C. Scarante, J. F. Guerrero-Martínez, FPGA Implementation of an Adaptive Filter Robust to Impulsive Noise: Two Approaches, IEEE Transactions on Industrial Electronics, Vol. 58, No. 3, pp. 860-870, March 2011.
[6] http://www.zynqbook.com/
[7] https://www.arm.com/products/system-ip/amba- specifications
[8] https://www.xilinx.com/support/answers/66421.html
[9] https://www.mathworks.com/help/hdlcoder/example s/basic-hdl-code-generation-with-the-workflow advisor.html
